In the claims:

For the Examiner's convenience all pending claims are presented herein. Claims that are unchanged are identified as "unchanged":

	1	1. (Amended) A [system to test a bus, the] system comprising:
	2	[at least one] instruction memory to store a <u>plurality of predefined</u> bus
	. 3	stimuli [instruction] <u>instructions</u> , the predefined bus stimuli
	4	[instruction] <u>instructions</u> representing a <u>plurality of</u> bus
	5	[transaction] transactions; and
	6	[at least one] one or more phase [generator] generators coupled between
	7	[the] a bus and the instruction memory, the [at least] one or more
	8	phase [generator] generators to [provide] drive signals [to] on the
	9	bus corresponding to [the bus transaction in response to] the
	10	predefined bus stimuli [instruction] instructions.
	1	2. Cancel
	I	3. (Amended) The system of claim 1, wherein the [instruction comprises an]
	2	instructions comprise instruction [word] words having a predefined length.
CV	1	4. (Amended) The system of claim 1, wherein the [at least one phase generator is]
	2	one or more phase generators are further responsive to signals received
	3	from the bus.
	1	5. (Amended) The system of claim [2] 1, further comprising a response memory
•	2	coupled to the phase generator storing predefined responses to signals
	3	received from the bus.
		I and the second

Docket No: 042390.P4788 Application No: 08/992,222

SX			
The state of the s	1	6.	(Amended) The system of claim 1, wherein the at least one of the one or
2 grad	2		more phase [generator] generators includes at least one digital logic device
end	3		responsive to the instructions and at least one phase engine for controlling
	4		timing of the bus stimuli.
	1 .	7.	(Unchanged) The system of claim 6, wherein the digital logic device
•	2	·	comprises a field programmable gate array.
	1 .	8.	(Unchanged) The system of claim 6, wherein the digital logic device
	2		comprises an application specific integrated circuit.
	1	9.	(Unchanged) The system of claim 6, wherein the at least one digital logic
	2		device includes a control portion for providing bus control signals and a
	3		data portion for sending data to the bus.
	1	10.	(Unchanged) The system of claim 9, wherein the control portion includes
	2		a flow logic device, a request logic device, and a data logic device.
	1	11.	(Unchanged) The system of claim 6, wherein the at least one phase engine
	2		includes at least one logic level translation device.
	1	12.	(Unchanged) The system of claim 6, wherein the at least one phase engine
	2		comprises a system phase engine, an arbitration phase engine, a request
	3 -		phase engine, a snoop/error phase engine, and a data phase engine.
	1 .	13.	(Unchanged) The system of claim 9, further comprising a data memory
	2		coupled to the data portion.
	1	14.	(Unchanged) The system of claim , wherein the data portion further

2

receives data from the bus.

1	61	15.	(Amended) A [system to test a bus, the] system comprising:
2	500		an instruction memory for storing [digital data representing] a predefined
3	ζ\ .		sequence of bus stimuli representing a plurality of bus transactions;
4	Y		a flow logic device responsive to the instruction memory;
5			a request logic device responsive to the instruction memory;
6			a data logic device responsive to the instruction memory;
7			a data memory coupled to the data logic device for storing data to be
8	•		exchanged with agents on [the] a bus;
9			a system protocol generator coupled to the bus and the flow logic device;
10			an arbitration protocol generator coupled to the flow logic device and the
11	,		bus;
12			a request protocol generator coupled to the flow logic device, the request
13			logic device and the bus;
14			a snoop/error protocol generator coupled to the request logic device and
15			the bus;
16			a data protocol engine coupled to the data logic device; and
17			a transaction response memory coupled to the flow logic device and the
18			request logic device storing digital data representing predefined
19			responses to signals received from the bus.
1		16.	(Amended) A system [to test a bus, the system] comprising:
. 2			a first means for storing instructions representing a plurality of predefined
3			bus <u>transactions</u> [stimuli]; and
4		•	second means for [providing] driving the plurality of predefined bus
5			transactions as signals [to] on the bus [in response to the stored
6			instructions].
U			monacionoj.

		\
1	17.	(Unchanged) The system of claim 16, further comprising third means for
2		storing data representing predefined responses to signals received from the
3		bus, and wherein the second means implements the predefined responses
4	•	based on the signals received from the bus.
1	18.	(Unchanged) The system of claim 16, further comprising fourth means for
2		controlling the timing of the signals provided to the bus by the second
3		means.
ı	19.	(Unchanged) The system of claim 16, further comprising fifth means for
2		storing data to be exchanged with agents on the bus, wherein the second
3		means transmits data from the fifth means in response to the instructions
4		stored in the first means.
1	20.	(Unchanged) The system of claim 19, wherein the second means further
2		receives data from the bus and stores the data in the fifth means.
	1	
1	9 21.	A method for testing a bus comprising:
2	\$ \sq	receiving instruction words [representing] corresponding to predefined bus
3	· 🖒	stimuli, the predefined bus stimuli representing a plurality of bus
4	•	transactions; and
5		executing the plurality of bus transactions by converting the instruction
6		words to signals and driving the signals on the bus [that, when
7		applied to the bus, execute at least one phase of a bus transaction].
<u> </u>		
1	22. (A	mended) The method of claim 21, further comprising the acts of:
2	% 1	defining a sequence of desired bus transactions; and
3	$\mathcal{S}_{\mathcal{C}}$	assembling the sequence of desired bus transactions into [an object file

comprising] instruction words [representing predefined bus stimuli

•	5		that, when applied to a bus, implement the sequence of bus
	6	X	transactions], wherein the sequence of bus transactions are
	7	Show Show	executed when the instruction words are converted to signals and
	8	,	driven on the bus.
6	1		23. (Amended) The method of claim 21, further comprising [the act of] providing
<i>y</i>	2		predefined signals to the bus in response to signals received from the bus.
	1		24. (Amended) The method of claim 21, further comprising [the act of]
	2		exchanging data with agents on the bus.
	1		25-28: Cancel
	1		29. (Amended) A system [to test a bus] comprising:
	2	2 5	[at least one] an instruction memory to store a plurality of predefined bus
	3	۲'	stimuli [instruction] instructions, the predefined bus stimuli
	4		[instruction] instructions representing signals associated with a
١٠	5		plurality of bus [transaction] transactions on [the] a bus;
	6		at least one phase generator coupled between the bus and the instruction
	7		memory, the at least one phase generator to provide signals to the
	8		bus corresponding [in response] to the predefined bus stimuli
	9		[instruction] instructions.
	1		30. (Amended) The system of claim 29, wherein the predefined bus stimuli
	2		[instruction] instructions also [represents] include the manner in which the
	3		signals are to be transmitted.

Please add the following new claims:

Docket No: 042390.P4788 Application No: 08/992,222

	1	F31. a method comprising:
	2	generating a plurality of instructions words corresponding to a predefined
	3	sequence of bus transactions;
	4	storing the instructions words in a memory; and
	5	executing the bus transactions by converting the plurality of instruction words
	6	into signals and driving the signals onto the bus in the predefined
\mathcal{N}	7	sequence.
\sum_{i}	1	32. The system of claim 1, further comprising:
	2	an interface other than the bus coupled to the instruction memory, the interface for
•	3	connection with a device to receive a plurality of predefined bus stimuli
	4	instructions.
	1	33. The system of claim 1, wherein the plurality of predefined bus stimuli
	2	instructions are configured as to drive a predefined ordered sequence of
	3	bus transactions onto the bus.

1